diff options
author | Nick Brassel <nick@tzarc.org> | 2022-07-02 15:18:50 +1000 |
---|---|---|
committer | GitHub <noreply@github.com> | 2022-07-02 15:18:50 +1000 |
commit | 5846b40f7444af96b0d8ddf3af9b558193c2475d (patch) | |
tree | 7bec13529ef3654ed290e68617eb1c659c05a49d /platforms/chibios/boards/common/ld/RP2040_rules_data_with_timecrit.ld | |
parent | 9f1c4f304d0597b7024d079eb358bb0c71be3ce8 (diff) |
RP2040 emulated EEPROM. (#17519)
Diffstat (limited to 'platforms/chibios/boards/common/ld/RP2040_rules_data_with_timecrit.ld')
-rw-r--r-- | platforms/chibios/boards/common/ld/RP2040_rules_data_with_timecrit.ld | 46 |
1 files changed, 46 insertions, 0 deletions
diff --git a/platforms/chibios/boards/common/ld/RP2040_rules_data_with_timecrit.ld b/platforms/chibios/boards/common/ld/RP2040_rules_data_with_timecrit.ld new file mode 100644 index 0000000000..a9a47be983 --- /dev/null +++ b/platforms/chibios/boards/common/ld/RP2040_rules_data_with_timecrit.ld @@ -0,0 +1,46 @@ +/* + ChibiOS - Copyright (C) 2006..2018 Giovanni Di Sirio + + Licensed under the Apache License, Version 2.0 (the "License"); + you may not use this file except in compliance with the License. + You may obtain a copy of the License at + + http://www.apache.org/licenses/LICENSE-2.0 + + Unless required by applicable law or agreed to in writing, software + distributed under the License is distributed on an "AS IS" BASIS, + WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + See the License for the specific language governing permissions and + limitations under the License. +*/ + +SECTIONS +{ + .data : ALIGN(4) + { + PROVIDE(_textdata = LOADADDR(.data)); + PROVIDE(_data = .); + __textdata_base__ = LOADADDR(.data); + __data_base__ = .; + *(vtable) + *(.time_critical*) + . = ALIGN(4); + *(.data) + *(.data.*) + *(.ramtext) + . = ALIGN(4); + PROVIDE(_edata = .); + __data_end__ = .; + } > DATA_RAM AT > DATA_RAM_LMA + + .bss (NOLOAD) : ALIGN(4) + { + __bss_base__ = .; + *(.bss) + *(.bss.*) + *(COMMON) + . = ALIGN(4); + __bss_end__ = .; + PROVIDE(end = .); + } > BSS_RAM +} |