summaryrefslogtreecommitdiffstats
path: root/platforms/chibios/drivers
Commit message (Collapse)AuthorAgeFilesLines
* Remove needless precision in additive DAC sample generation (#21498)Nebuleon2023-07-261-1/+1
|
* Fix stuck note with square wave in additive DAC (#21589)Nebuleon2023-07-261-1/+1
|
* Allow the user to select one tone for the additive DAC (#21591)Nebuleon2023-07-231-1/+1
| | | | | | | | | | | Previously, if the user tried to use `#define AUDIO_MAX_SIMULTANEOUS_TONES 1` to conserve CPU time, their firmware would fail to build with this error: ``` platforms/chibios/drivers/audio_dac_additive.c:91:73: error: excess elements in array initializer [-Werror] 91 | static float active_tones_snapshot[AUDIO_MAX_SIMULTANEOUS_TONES] = {0, 0}; | ^ ``` This also affected the preset `#define AUDIO_DAC_QUALITY_VERY_HIGH`, which called up only one simultaneous tone at 88200 Hz.
* quantum: remove direct `quantum.h` includes (#21507)Ryan2023-07-164-8/+6
|
* drivers: remove direct `quantum.h` includes (#21473)Ryan2023-07-0913-20/+26
|
* Relocate backlight drivers (#21444)Ryan2023-07-082-0/+351
|
* usbpd_stm32g4: Configure UCPD before disabling the dead battery mode (#21430)Sergey Vlasov2023-07-031-2/+5
|
* [Bug] Fix compilation issues with PS/2 driver on F4x1 controllers (#20433)Drashna Jaelre2023-04-121-0/+1
|
* Migrate `rgblight.pin` and `RGB_DI_PIN` to `ws2812.pin` (#20303)Ryan2023-04-064-14/+14
|
* Disable specific warnings to mitigate compilation problems with ↵Nick Brassel2023-04-052-0/+12
| | | | `KEEP_INTERMEDIATES=yes`. (#20339)
* WS2812 driver improvements (#20262)Ryan2023-03-301-0/+0
|
* [Core] PS/2 PIO Driver for RP2040 (#17893)Marek Kraus2023-03-251-0/+271
| | | | Co-authored-by: Johannes H. Jensen <joh@pseudoberries.com>
* analog.c: Fix `pinToMux()` for STM32F0xx (#19658)Sergey Vlasov2023-01-251-16/+16
| | | | | | | | | | The `adc_read()` code for STM32F0xx expects to get the 0-based channel number in `mux.input`, but the `pinToMux()` code for STM32F0xx was attempting to pass the CHSELR bit mask in that field, which resulted in selecting a wrong channel, therefore `analogReadPin()` did not work properly for the STM32F0xx chips. Fix `pinToMux()` to put the channel number in that field (this matches the behavior for other supported chips and also allows selection of channels 16...18, which can be used to access the builtin temperature, reference voltage and VBAT sensors).
* [Bug] rp2040: fix timer wrap deadlock in ws2812 vendor driver (#19652)Stefan Kerkmann2023-01-231-6/+8
| | | Co-authored-by: Sergey Vlasov <sigprof@gmail.com>
* Corrections to uart driver for Chibios platform (#19075)David Hoelscher2023-01-242-9/+6
|
* Fix functions with empty params (#19647)Ryan2023-01-202-2/+2
| | | | | * Fix functions with empty params * Found a bunch more
* Add analog support for RP2040 (#19453)Sergey Vlasov2023-01-191-6/+15
| | | Co-authored-by: Ryan <fauxpark@gmail.com>
* Update ChibiOS[-Contrib], SIO driver, configs (#17915)Stefan Kerkmann2023-01-121-17/+7
| | | Co-authored-by: Nick Brassel <nick@tzarc.org>
* Fixup EFL and F4's sector selection. (#19221)Nick Brassel2022-12-021-16/+14
|
* NVRAM refactor, phase 1. (#18969)Nick Brassel2022-11-238-7/+7
| | | | | | | * Rename `eeprom_stm32` to `eeprom_legacy_emulated_flash`. * Rename `flash_stm32` to `legacy_flash_ops`. * Rename `eeprom_teensy` to `eeprom_kinetis_flexram`.
* Move EFL wear-leveling driver to be default for F1, F3, F4, L4, G4, WB32, ↵Nick Brassel2022-11-111-1/+3
| | | | GD32V. (#19020)
* Fixup WS2812 vendor driver (#19028)jack2022-11-111-1/+1
|
* [Core] Allow custom timings for WS2812 PIO driver (#18006)Stefan Kerkmann2022-11-101-71/+165
|
* Added analog support for WB32 MCU. (#18289)Joy Lee2022-11-011-6/+6
| | | Co-authored-by: Joy <chang.li@westberrytech.com>
* [Core] Adjust PWM hardware audio driver for RP2040 (#17723)Stefan Kerkmann2022-10-271-92/+60
|
* ws2812: replace RGBLED_NUM with driver-owned constant to decouple driver ↵Thomas Kriechbaumer2022-10-213-19/+19
| | | | from RGBLEDs/RGBMATRIX defines (#18036)
* [Bug] RP2040: only clear RX FIFO for serial pio driver clear (#18581)Stefan Kerkmann2022-10-041-3/+4
|
* [Core] Serial-protocol: always clear receive queue on main half of split ↵Stefan Kerkmann2022-10-031-8/+4
| | | | keyboard (#18419)
* Stabilize Half-duplex PIO split comms take 2 (#18421)Stefan Kerkmann2022-09-201-15/+2
| | | | | | ...by moving the actually timing critical `enter_rx_state()` and `leave_rx_state()` functions to RAM in order to not be affected by XIP cache spikes. This commit also reverts the hacky USB interrupt disabling that was done in 293c53d774
* Add UART support for Kinetis boards (#18370)Ryan2022-09-172-17/+41
| | | | | * Add UART support for Kinetis boards * Default PAL mode for GPIOV1
* Use a macro to compute the size of arrays at compile time (#18044)Jeff Epler2022-08-301-3/+3
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | * Add ARRAY_SIZE and CEILING utility macros * Apply a coccinelle patch to use ARRAY_SIZE * fix up some straggling items * Fix 'make test:secure' * Enhance ARRAY_SIZE macro to reject acting on pointers The previous definition would not produce a diagnostic for ``` int *p; size_t num_elem = ARRAY_SIZE(p) ``` but the new one will. * explicitly get definition of ARRAY_SIZE * Convert to ARRAY_SIZE when const is involved The following spatch finds additional instances where the array is const and the division is by the size of the type, not the size of the first element: ``` @ rule5a using "empty.iso" @ type T; const T[] E; @@ - (sizeof(E)/sizeof(T)) + ARRAY_SIZE(E) @ rule6a using "empty.iso" @ type T; const T[] E; @@ - sizeof(E)/sizeof(T) + ARRAY_SIZE(E) ``` * New instances of ARRAY_SIZE added since initial spatch run * Use `ARRAY_SIZE` in docs (found by grep) * Manually use ARRAY_SIZE hs_set is expected to be the same size as uint16_t, though it's made of two 8-bit integers * Just like char, sizeof(uint8_t) is guaranteed to be 1 This is at least true on any plausible system where qmk is actually used. Per my understanding it's universally true, assuming that uint8_t exists: https://stackoverflow.com/questions/48655310/can-i-assume-that-sizeofuint8-t-1 * Run qmk-format on core C files touched in this branch Co-authored-by: Stefan Kerkmann <karlk90@pm.me>
* Use the correct bootloader definition. (#18102)Nick Brassel2022-08-191-1/+1
|
* Partially revert some WB32 specific changes (#18038)Joel Challis2022-08-142-23/+10
|
* Fix buffer size for WS2812 PWM driver (#17046)yiancar2022-08-131-4/+48
| | | | | Co-authored-by: Drashna Jaelre <drashna@live.com> Co-authored-by: Sergey Vlasov <sigprof@gmail.com> Co-authored-by: yiancar <yiancar@gmail.com>
* Added ws2812_pwm support for WB32 MCU. (#17142)Joy Lee2022-08-131-4/+23
| | | Co-authored-by: Joy <chang.li@westberrytech.com>
* Added ws2812_spi support for WB32 MCU (#17143)Joy Lee2022-08-132-2/+13
| | | Co-authored-by: Joy <chang.li@westberrytech.com>
* Added implementation of WB32 MCU wear_leveling_efl. (#17579)Joy Lee2022-08-131-0/+2
|
* Fix issue with #17904. (#17905)Nick Brassel2022-08-041-1/+1
|
* Fixup compilation of printf-like functions with uint32_t args. (#17904)Nick Brassel2022-08-041-10/+10
|
* [Core] RP2040 disable PIO IRQs on serial timeout (#17839)Stefan Kerkmann2022-07-291-0/+2
|
* ChibiOS: use correct status codes in i2c_master.c (#17808)Stefan Kerkmann2022-07-281-2/+2
| | | | msg_t is MSG_OK in the success case and either MSG_RESET or MSG_TIMEOUT in case of errors. So actually use them in the comparison.
* Chibios: Stop I2C peripheral on transaction error (#17798)Stefan Kerkmann2022-07-261-15/+24
| | | | | | | | | | | | | | From the ChibiOS HAL I2C driver pages: After a timeout the driver must be stopped and restarted because the bus is in an uncertain state. This commit does that stopping explicitly on any error that occurred, not only timeouts. As all the i2c functions restart the peripheral if necessary it is safe to do so. Co-authored-by: Dasky <32983009+daskygit@users.noreply.github.com> Co-authored-by: Dasky <32983009+daskygit@users.noreply.github.com>
* Post-bootloader EFL/SPI fixes. (#17661)Nick Brassel2022-07-142-2/+4
| | | | | | | * Fixup read address for EFL driver. * Fixup sequencing of SPI. * Lock during init of EFL backing store.
* Allow MCU-specific overrides for SPI flags. (#17650)Nick Brassel2022-07-131-3/+3
|
* [Core] Use polled waiting on ChibiOS platforms that support it (#17607)Stefan Kerkmann2022-07-112-2/+3
| | | | | | | | | | | | | | | | | | | | | | | | * Use polled waiting on platforms that support it Due to context switching overhead waiting a very short amount of time on a sleeping thread is often not accurate and in fact not usable for timing critical usage i.e. in a driver. Thus we use polled waiting for ranges in the us range on platforms that support it instead. The fallback is the thread sleeping mechanism. This includes: * ARM platforms with CYCCNT register (ARMv7, ARMv8) this is incremented at CPU clock frequency * GD32VF103 RISC-V port with CSR_MCYCLE register this is incremented at CPU clock frequency * RP2040 ARMv6 port which uses the integrated timer peripheral which is incremented with a fixed 1MHz frequency * Use wait_us() instead of chSysPolledDelayX ...as it is powered by busy waiting now. * Add chibios waiting methods test bench
* Stabilize Half-duplex PIO split comms (#17612)Stefan Kerkmann2022-07-111-3/+17
|
* Fixup SPI. (#17534)Nick Brassel2022-07-051-0/+3
|
* RP2040 emulated EEPROM. (#17519)Nick Brassel2022-07-022-0/+253
|
* [Core] Add Raspberry Pi RP2040 support (#14877)Stefan Kerkmann2022-06-304-6/+699
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | * Disable RESET keycode because of naming conflicts * Add Pico SDK as submodule * Add RP2040 build support to QMK * Adjust USB endpoint structs for RP2040 * Add RP2040 bootloader and double-tap reset routine * Add generic and pro micro RP2040 boards * Add RP2040 onekey keyboard * Add WS2812 PIO DMA enabled driver and documentation Supports regular and open-drain output configuration. RP2040 GPIOs are sadly not 5V tolerant, so this is a bit use-less or needs extra hardware or you take the risk to fry your hardware. * Adjust SIO Driver for RP2040 * Adjust I2C Driver for RP2040 * Adjust SPI Driver for RP2040 * Add PIO serial driver and documentation * Add general RP2040 documentation * Apply suggestions from code review Co-authored-by: Nick Brassel <nick@tzarc.org> Co-authored-by: Nick Brassel <nick@tzarc.org>
* Wear-leveling EEPROM drivers: `embedded_flash`, `spi_flash`, `legacy` (#17376)Nick Brassel2022-06-304-0/+316
|
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-22 14:24:23 +0000